


<u>II —</u> I PRIDR ART

į.

.






FIGURE 3





FIGURE 4







FIGURE 6

		88∧ I		
-	P.n. 28 VSS	× × × × × × × × × × × × × × × × × × ×	VCC Pin 27	
VSS VSS VSS	Pin 29	88A 49B	A5 %	- KKKK
€ □	Pin 38	000 ACC ACC ACC ACC ACC ACC ACC ACC ACC	Pin 23	. •
A A B B B B B B B B B B B B B B B B B B	AB Š	VCC NO VCC NO 324	Pa 24	<u> ১</u> ১১১ ^হ
n 28 A7 A7	Pin 32	ACC ACC NO NO 20 Dobus	A2	P 4 4 4 5 5 5 5 5 5 5 5 5 5 5 5 5 5 5 5
<u> </u>	ನಿಡಿ	2A 3A 3A 3A 3A ∞□2A	1	ह्य ा ड
Pin 21 AB AB	_	ΛΑ ΓΑ ΓΑ ΣΑ ΣΕ□ΤΑ	F 22	S S S S
	A 11	8A 8A 8A 8A 8A 8A 8A 8A 8A 04 □ 64 □ 64 □ 64 □ 64 □ 64 □ 64 □ 64 □	P. 20	وسلسام
A9 A9 A9	Pin 35	6A 2A 2A 8A 8+□e4	NC S	A2 A2
ଧିଲାଲାଇ	NC S	01A 01A 01A 01A 3. D81A SA 5A 5A 5A 5A	N S S S	
Pm 2 A10 A10	NC 37	ITA ITA ITA TA T	NC Bi	4 4 6 E
A1112	NC S	SIA SIA SIA SIA 010 00 00 00 00 00 00 00 00 00 00 00 00	NC -	1 A A B
<u>इ</u> (बाबाब)		49 DAC5 — ACC6 — ACC6 — ACC6 — OAC5 — OAC6 —		
Pin 25 A 12 A 12 (*)	48 Pin 39	2570 St. NC NC (CV23) NC NC (CV23) NC NC (CV23) NC	NC Pin 16	
(33)	E [WE WE WE SAG SAG SAG	N S S	وسسه
	Pin 41 UCAS	>> 30 30 30 ×c 030	Pin RAS	Press Press
	Pin 42 LC \S	カロマン カロマン CCAS (CAS) カロペリ CCAS (CAS) CAS (CAS) CAS (CAS) CAS C	Pin U	
2 2 2 2 2 3 3	Pin 43	Me we VCC VCC 32 DVCC0	VCC Pin 12	Pin WE
\$ (a)(c)(a)	NC S	>> >> SSA SSA 82 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	NC =	(SS)
Pin 28 CASS CASS E	1.4 \$3 mil	>> >> 500 0100	8008 8 ni	N N N
NC NC VSS		>> >> 900 0 1 1 0 0 1 0 0 1 0 1 0 0 1 0 1 0 0 1 0 0 1 0 0 1 0 0 1 0 0 1 0 0 1 0 0 1 0 1 0 0 1		N N N N N N N N N N N N N N N N N N N
<u> </u>	Pin 46		7007 Pin 9	ZZZZ
NC NC S	. 100 100	wc wc D02 D02 30 D00+	900 8 m	N N N N N N N N N N N N N N N N N N N
	Pin 48 0012	00 □ 00 00 00 00 00 00 00 00 00 00 00 00	005 V ni	
S S S S S S S S S S S S S S S S S S S	Pin 49	001 CD0 100 01 0 000 ∞ 000 000 000 000 000 000	VCC P u	
ಇದ್ದಾವ	Pin 58	∞ 005 005 004 14 000 1 100 1	904 Pin 5	নেন্দ্ৰ
# NO	Pin St	DIM ≈c ≈c ≈c 10 10 10 10 10 10 10 1	003 in	2 ₹ 5 5 5 5 5 5 5 5 5 5
000 J. 33	Pin 52 Pi	000 TO 100 100 1000 1000 1000 1000 1000	002 0 0 0	2 000 i
و رجاحات		SEV SEV SEV FOR SER VSS VSS		(-I-I-I-0
VSS	8.00	SSV	[00] #	0000 - 4 0000 - 4
	VSS ,		NCC -	
× × ×	. 9	× × × × × × × × × × × × × × × × × × ×	913	8 4 ×

FIGURE 7







FIGURE 10

Row Redundant Laser Fuses

								_
	Row	Predec	Addr	BI	ow l	oser	Fuse	:
	RA	12<0>		ר	×1] [x3]	
	RA	12<1>		ר	x1	· =		
	RA	12<2>		ר	x1	ے لئے	' ==	
-	RA	2<3>		ר	x1	\(\frac{\chi^2}{\chi^2}\)	<u> x3</u> x3	
1	RAS	34<0>		хØ	×1	x2	x3	
1	RAS	34<1>		ר	×1	x2	: ==	
	RAS	34<2>		ר	x1	` —	<u> </u>	
	RA3	34<3>		ר	×1	x2		
l	RA5	6<Ø>		ר	x1	×2	(T)	
1	RA5	6<1>		ר	x1	\(\frac{\chi^2}{\chi^2} \)	x3	i
	RA5	6<2>		ר	x1	X2	x3	
	RA5	6<3>		ר	<u>x1</u>	x2	×3	İ
	RA7	8<Ø>		ר	x1	×2		
	RA7	8<1>	-	ר	x1	x2	[x3]	-
	RA78	8<2>		ר	×1	×2	x3	-
ļ	RA78	8<3>		χØ	x1	x2	x3	
	EVEN	1,		ר	×1	×2		-
	ODD			[xØ]	x1	x2	x3	
	RA_1	1<Ø>		ר	×1	×2	×3	
	RA_1	1<1>		хØ	XI	×2	×3	
	RA91	Ø<Ø>		хØ	[x1]	×2	رقت	
	RA91	Ø<1>	1	ר	×1	x2	×3	
	RA91	Ø<2>	ĺ	×0	x1	<u>دعا</u> 2×2	(X2)	
_	RA91	2<3>	ĺ	ר	x1	×2	×3	
	Note:	Boxed fu	ses or	the	'blow	n' fus	es.	

Pretest Address (compressed to 8meg block; unscrambled addresses)


BLC	ОСК	ROW Addresses
RØ	R8	4,5,6,7
R1	R9	1016,1017,1018,1019
R2	R1Ø	1028,1029,1030,1031
R3	R11	2040,2041,2042,2043
R4	R12	2052,2053,2054,2055
R5	R13	3064,3065,3066,3067
R6	R14	3076,3077,3078,3079
R7	R15	4088,4089,4090,4091





Column Redundant Laser Fuses


Col Predec Addr	Blow Laser Fuse
CA23<Ø> . CA23<1> CA23<2> CA23<3>	NONE X2 X3 X2, X3
CA45<0> CA45<1> CA45<2> CA45<3>	NONE X4 X5 X4, X5
CA67<Ø> CA67<1> CA67<2> CA67<3>	NONE X6 X7 X6, X7
CA8<0> CA8<1>	NONE X8

Bank		F	re-	-tes	t Ac	ddre	
<u> </u>	_ A8	<u> A7</u>	<u> A6</u>	_A5	A4	_A3 -	A2
Ø	Ø	Ø	Ø	Ø	1	· 1	1
1	Ø	0	Ø	Ø	1	1	ø
2	Ø	Ø	Ø	Ø	1	ø	1
3	Ø	0	Ø	Ø	i	ø	ø
4	Ø	Ø	Ø	Ø	Ø	Ø	Ø
5	Ø	Ø	Ø	Ø	Ø	Ø	1
6	Ø	Ø	Ø	Ø	Ø	1	ġ
_7				NA			_












FIGURE 17




FIGURE 18





FIGURE 19







FIGURE 21


Laser/Electrical Fuse Options **OPT4KREF** COLRED not blown 8K Refresh (default) not blown fast EQIO/EQSA (default) 4K Refresh blown blown slow EQIO/EQSA **OPTFAST** not blown slow (default) OPTSRB OPTSRA blown fast Ref Rate not blown not blown 128ms (Default) **OPTS** blown not blown 192ms not blown fast-page (default) blown not blown 256ms blown static column blown blown 64ms ROWRED **ENTOPO** not blown not used not blown data topo on (default) blown not used blown data topo off

'	Bonding Options							
	XOPTA	хорта хортв						
	NO	NO	OPTX16 (default)					
	NO	VCC	OPTX8					
1	VCC	NO	OPTX4					
1	VCC	vcc	OPTX1					
1	OPTEDO							
1	NO		no EDO (default)					
L	VSS	· · · · · · · · · · · · · · · · · · ·	EDO					


Option Fuse	Optio	n Fus	e Se	ection	n Add	ress
Option Puse	AIØ	A9	AB	A7	A6	A5
OPT4KREF	1	1	1	ø	ø	ø
OPTS	1	1	1	ø	6	1
OPTFAST	1	1	1	ø	1	ø
ROWRED	1	1	1	ø	1	1
COLRED	1	1	1	. 1	ø	ø
OPTSRA	1	1	1	1	ø	1
OPTSRB	1	1	1	1	1	ø
ENTOPO	1	1	1	1 -	i	1

INPUTS OUTPUTS





32MEG OPTION LOGIC



BONDING OPTIONS




FIGURE 25




FIGURE 26

LASER FUSE I.D. ADDRESS







FIGURE 28



Fuse Blown = Logic "1"

LASER/ELECT FUSE OPTIONS









FIGURE 34


8Meg Arroy ICC-standby test

A	1 A8	3 A7	Signal De-activated	Array Section Enabled (Ref to X4)
Ø	Ø	Ø	D8ML*<Ø>	LEFT DQØ
Ø	Ø	1	D8MR*<0>	RIGHT DQØ
Ø	1	Ø	D8ML*<1>	LEFT DQ1
Ø	1	1	D8MR*<1>	RIGHT DQ1
1	Ø	Ø	D8ML*<2>	LEFT DQ2
1	Ø	1	· D8MR*<2>	RIGHT DQ2
1	1	Ø	D8ML*<3>	LEFT DQ3
1	1	1	D8MR*<3>	RIGHT DQ3

600 XA6 Supervoltage Detect/Latch



•






FIGURE 37




FIGURE 38




FIGURE 39




FIGURE 40






FIGURE 42





.





FIGURE 45







FIGURE 48







FIGURE 52









FIGURE 54




INPUTS



OUTPUTS





PROBE PAD

Primath

A Month of Billiam

A Mont

FIGURE 58




FIGURE 59




FIGURE 60

Test Mode Address Keys

	
A1 AØ A6 A5 A4 A3 A2	TEST MODE
0 0 0 1 0 1 1 1 0 1 1 1 1	no test 16X test 32X test 64X test 64X test Fuse I.D. Disable DVC2 w/ all rows high Disable redundant element Disable Data Topo no test Row redundant element pretest Column redundant element pretest Anti-fuse Stress test Test Data compression 4K refresh (otherwise 8K ref) Disable RAS/CAS lockout Self-refresh Test
0 1	JEDEC test mode MICRON test mode

FIGURE 61

Supervoltage and Backend Programing Inputs

Input Pad	Description of Usage	Page
AØ	generates PRGCANR	8
. A1	generates PRGCANC	8.
A2	generates PRGR only if SVPRG is high	8
A3	generates PRGC	8
A4	supervoltage - Not Used	40
A5	supervollage - self refresh test	7
A6	supervoltage – 8Meg ICC test	46
Α7	supervoltage - WCBR	7
A1Ø	anti-fuse programming voltage	8
A11	supervoltage - elect fuse program SVPRG	8
WE	supervoltage — ground VBB	7

FIGURE 62

JEDEC/MICRON Testmode

READ	OUTPUT		
DATA	JEDEC	MICRON	
All Ø's	1	Ø	
All 1's	1	1	
Different	Ø	Tristate	




FIGURE 65




FIGURE 64

BACKEND REPAIR PROGRAMMING LOGIC




FIGURE 66




FIGURE 68




FIGURE 67






FIGURE 69

INPUTS OUTPUTS










FIGURE 71





FUSE ID ADDRESS

FIGURE 74






FIGURE 75

PORTION OF 25DE





FIGURE 76



ROW LASER FUSEBANK rowfuse_loser матсн DVCZE CANRED m*<0:6> pb<82 pb<12 pb<22 pb<32 RPRE4-pd<8: pd<1: pd<2: pd<2: FIGURE 79

250L




FIGURE 78

INPUTS

OUTPUTS

```
R88PH_8<8:3>
R81PH_E<8:3>
R81PH_T<8:3>
R81PH_T<8:3>
R82PH_B<8:3>
R82PH_T<8:3>
R83PH_T<8:3>
R83PH_T<8:3>
R84PH_T<8:3>
R84PH_T<8:3>
R85PH_B<8:3>
R85PH_B<8:3>
R86PH_T<8:3>
R86PH_T<8:3>
R87PH_B<8:3>
R87PH_T<8:3>
R87PH_T<8:3>
R87PH_T<8:3>
R87PH_T<8:3>
R88PH_T<8:3>
R88PH_T<8:3>
R87PH_T<8:3>
R88PH_T<8:3>
```




FIGURE 81




FIGURE 82

FIGURE 83

<u>.</u>	_		•	[4]		••	
5	וה						
!]		للللللللم		حسللح	<u>'511111111</u>	111111111111111111111111111111111111111	
-'	-C87	9 988x-1054741	ppo	₹ 92 ccs 8	ूँ स्टब्स् इ.स.स्टब्स्	Di sistemantes de C	T)
		Elec	٥	<u>i</u> —•••	3 4444 1		•1
	12	2 6284-1504/Est	4, ×,	² x 2 cm m	11111 x x	X OSSI-NOVEN	
	111	Tasea C	ž	3223 23	21 22-1	F T T T T T T T T T T T T T T T T T T T	1
l	1 40	Laser 2 2 1888-mb/re) CC	rfusebank	<u> 14444</u>	44444	Tatal	7
	$\parallel \perp$	2 1981-100A1847	Se se	1777 17		S Learning &	_l
	Š.,	Laser	J 3 3 5 5	<u> </u>	- 기기기 : [출 [F 5 .gaset f	7
	9	E . F	2 2 2 2 2	a stead it July	CALLERY POR CALL TO THE CALL T		ėj.
	🖫	PP	MAIRORE. MAIRORE: MARCE: MARCE: MARCE:	PROST PROST FAL TAL	MATERIAL STATES	Addicate National Nat	H .
	RB7PH_1<0:3>		<u> </u>				RB7PH_B<@:3>
	"	_ 		5 22 25.22	§ 61.53=1	<u> </u>	œ
	دها	Elec 5	even	124444 B	₹ 11111 - 1	Elec 0 A trace-worker is a	7
- []		= 8792-160Artes)	1	323223	3: 33-1	× 8782-1054311 = -21	
	حما	Laser	ス 4	<u> </u>		A Taseal	1
		A TSELL (C.	rfusebonk4x 22 mm 12 mm 13 mm 19 mm	\$ = 322 22	21 222	TO SECTION OF THE PROPERTY OF	. +
		3	ë ii.	8223 223		· ÖC reed !	1
	<u> </u> <u> </u> <u> </u> <u> </u>	t Taesd	Mises, fluse mases, mases/22 mas mases/22 masemases/40 mases/40 ma	<u> 1 </u>	MATHER TO THE STATE OF THE STAT	MARKELLY TOWN MAISTER, TOWN MAISTER, TOWN MAISTER, TOWN COD	<u>1</u>
-	9	ž . E	99993	ลู้ อเสทระเราห	"Trestern Con To		6 9:3
Ш	Į,	PICTOR MICE AND COME COME COME COME COME COME COME COME	MITCHES WITCHES WITCHE	2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	MATERIAL STATE OF THE STATE OF	MANAGED MANAGED MANAGED MANAGED COM MECCAM MEST PPC	# (
- [[RB6PH_I<0:3>7				<u> </u>		RB6РН_B<6:3>
			D	§ 22 525.8	§ 61.53#4	Q	_
- 11	رها	Elec }	ppo	₹ ₹₩₩	3 11111 3 5	Elec Odenser	7
	1) ·-	- 1	8:22 23	ಚಿತ್ರವರ್ಷ-೯	TOTAL SECTION OF THE PROPERTY	,
		Taesa (U	ž Ž	1 2 222 22	23 225	₹	
	 	2 339C-1bbArrs) CC	٥	<u> </u>		S Leases OC	7
		E (000-(0000)	a se	8:33 23	21222 6	S correspond	
	ا گھے	t Taesd 5 Taec-taecurat	riusebank4x Landa Marie	<u>: + </u>	<u> </u>	Jaser 5	ሻ ጵ
Ш	RBSPH_I<:3>		MASSOCIATION OF THE SECOND OF	A SECOND	EATH CONTRACTOR OF THE CONTRAC	MANAGES CONTROL TO THE PROPERTY OF THE PROPERT	RB5PH_B<Ø:3>
Ш	 	FIFT OWCZE PRECENS COSHO OKSATO- NODIESTR	MUSCESS MANCES	288334	PARTIES OF THE PARTIE	MONTON MARKET MANAGES	Ξ,
	gg '			, , , , , , , , , , , , , , , , , , , 			8
	-		eu	6445 16 B	§ 61 5301		_
H	رهها	Elec 3	even	2 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	3 4 1111 - 3 1	Tasal 2 C C C C C C C C C C C C C C C C C C	רי
		à ···	J	2555 55	ne na-e	× 6295-100AREST = 51	
	["]	4 Tasal	ank4x	8223 23 x 1111 11	21 22:3	₹	
	ll kaz ⊤	C COC-MAN-1	Ę		41444 .	2 19894 T	러
	ii i	gg	8 7 7 ₹ U	\$253 24 \$ 7.200.00	31322 E 5	χ.u I	ļ
	Vez.	t 19eal Ceremonnes		[1 4444	- 	S CEST SALES	न्यू
Ш	69.	å .	9995	a elevelt ve	II MARIAM SE T	ଶିଶିବି ≋ କ୍"ା	
	\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\	PP- DWCZE RENET PRECAME CCHO DESEDD- REDITSTR	mises, fluseb mares, mares and mises, militar	E E E E E E E E E E E E E E E E E E E	MATTER TO SERVICE TO S	MANAGE TO SERVICE STATE OF SERVICE STATE	Ĭ,
	RB4PH_1<0:3>7						RB4PH_B<0:3>
	-	PRCCANRI- CCND- DISRED- REDIESTR- REDIESTR-	RA12 (6:35 - 1	PRCR-	CHK 8* FAL— PRCR— 000— EVEN— RA 114@13— RA78(@13)— RA78(@13)—	RASCESS- RAIX (ESS)- RAIX (ESS)- RPRE REDIESTR- ONSEDN- COND- PRCCANTB- PRCSED- PRCSED- PRCSED- PRCSED- PRCSED- PRCSED-	_
	H	PP- DVCZE RESET- CCANRT- CCND DISRED- EDIESTR- LATMATI	2 2 2 3 3 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8		9 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2	2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2	
- []	H	A 73	* \$ \$ \$ \$ \$ \$	PA, 114	RA31	\$ \$ \$ £	
٧ĺ	<u> </u>						٠
٢							

FIGURE 84





FIGURE 85

RA78<0:3>
RA780


RA910<0:3>
RA910

RA910<0:3>
RA910


INPUTS



OUTPUTS



COLUMN ADDRESS BUFFERS/ATD






FIGURE 90

CONFIC	ROW ADDRESS	ORESS	COLUMN	COLUMN ADDRESS
	8K ref	4K ref	8K ref	4K ref
4MX16	AØ - A12	AB - A11	AØ - A8	AØ - A9
вмхв	AB - A12	AB - A11	AB - A9	AB - A18
16MX4	AØ - A12	AB - A11	AB - A10	AB - A11
64MX1	AØ - A12	ı	AB - A12	I


	_				1
X1)				A12, A11, A10, A9, A8, A7, RA12	
or in pi			Α7	A7.	
oce oce		A8	A8.	A8,	
ssior	49	A9	A9.	, A9,	
npre	A10.	A10,	A10.	A10.	
יים שויים	A11.	A1.	AI.	<u>.</u> =	
rest Mode Address Compression (ref to X1) The following column oddresses are ignored	A12, A11, A10, A9	A12, A11, A10, A9,	A12, A11, A10, A9, A8,	A12,	
follow				×	
The	16X	32X	64X	128X	
					٠.


FIGURE 92


SPARE - 128

FIGURE 88


4KREF IGNORE









:










FIGURE 99

COLUMN SELECT

COLUMN DECODE CS<0-127>




FIGURE 100




FIGURE 101






FIGURE 102








FIGURE 105




FIGURE 106

COLUMN DECODE CS<0-127>




FIGURE 107




FIGURE 108




FIGURE 109

SEVEN LASER FUSE BANKS




FIGURE 110

INPUTS

CA23<0:3>	PR2<0>	PR2<2>_	PR2<4>	PR2<6>
CA45<8:3>	PR3<0>	PR3<2>	PR3<4>	PR3<6>
CA67<0:3>	PR4<8>	PR4<2>	PR4<4>	PR4<6>
CA8<0:15	PR5<0>	PR5<2>	PR5<4>	PR5<6>
CABIn	PR6<0>	PR6<2>	PR6<4>	PR6<6>
CA9181	PR7<0>	PR7<2>	PR7<4>	PR7<6>
UP•	PR8<0>	PR6<2>	PR8<4>	PR8<6>
DACSE	_			
URESET	PR2<1>=	PRZ<3>	PR2<5>	
CCHO	PR3<1>	PR3<3>	PR3<5>	
REDIESTO	PR4<1>	PR4<3>	PR4<5>	
O(285D).	PR5<1>	PR5<3>	PR5<5>	
PROCANC	PR6< 1>	PR6<3>	PR6<5>	
PRGC ·	PR7<1>	PR7<3>	PR7<5>	
10 .	PR8< 1>	PR8<3>	PR8<5>	

FIGURE 111




FIGURE 112




FIGURE 113

INPUTS FROM PERIPH.

RASB	EOSA.	GEVINA	å	PRCCANC	PRCC	RESET	ENTOPO	h	
EVEN	000 P RA12< 0 :3> E	RA34<0:3>	RA_12<Ø:1>	SELBW<0:1>	PRC910_B	PRG910_T	OPTX16	DBML*_T	DBMRT
CA<0:8>	CA* <w:8> CA9k</w:8>	ECOL.	-CAS-	HCAS	WRITE	CA910_B	CA910-T	DBML B	DBMR*_B


OUTPUTS TO COLUMN BLOCK

DODD_LT EVEND_LT DODD_RT EVEND_RT LEGIO* CA01<0:3> CA01<0:3> CA23<0:3> CA45<0:3> CA67<0:3> CA67<0:3>
ODDD_LB EVEND_LB ODDD_RB EVEND_RB EVEND_RB RAB 12<0:3> RAB 56<0:3> LFP* LFP* LRESET PRGCANC*
ODINV_T EVINV_T ODINV*_T EVINV*_T EVINV*_T WEN_T<0:3> 'DNOQ_T<0:3> 'ENDO_T<0:3> 'ENDO_T<0:1> 'ENDO_T<0:1> 'ENDO_T<0:1> 'ENDO_T<0:1> 'ENDO_T<0:1> 'ENDO_T<0:1> 'ENDO_T<0:1>
ODDINV_B EMINV_B ODDINV*_B EMINV*_B EMINV*_B EMINV*_B LENDQ_B<0:3> LCA910_B LSELBMB<0:1> RAB_128<0:1> LRASBB<0:1>

FIGURE 115

SIGNALS PASSING THROUGH

FIGURE 114






FIGURE 117

INPUTS FROM BOTTOM ROW RED.





FIGURE 119






FIGURE 122




FIGURE 121






FIGURE 124








FIGURE 127




FIGURE 128




FIGURE 129




FIGURE 130

INPUTS

ENPH*<0:1> ENPH*<0:1> ENSA* EPSA* RPRE RBPRE REDTESTC PRG910<1,2> PRCCANR DBML*_I DBML*_I DBMR*_I DBMR*_B DBMR*_B POWERUP*

OUTPUTS







FIGURE 131


RIGHTSIDE OF PERIPH GAP





LEFTSIDE OF PERIPH GAP





Spare Gates for Topo d14spare_topo




FIGURE 136




FIGURE 137

Spare Cates for Topo d14spore_topo




FIGURE 138




FIGURE 139




FIGURE 140





FIGURE 141

REDTESTC Driver
d 14redtestc_drv

REDTESTC PREDTESTC LREDTESTC





ISO_L EO*_L EO*_L ENPH_L ENSA_L EPSA_L RPRE*_L RBPRE*_L DBML_EO:1> DBML_B<0:1> DBML_B<0:1> DBMR_B<0:1> DBMR_B<		
	EQ*_L ENPH_L ENSA_L EPSA_L RPRE*_L RBPRE*_L ISO_R EQ*_R ENPH_R ENSA_R EPSA_R RPRE*_R RBPRE*_R LREDIESTC LPRGCANR<0,3>	D8MR_T<Ø:1> P8MbLT P8MbRT D8ML_B<Ø:1> D8MR_B<Ø:1> P8MbLB P8MbLB

LEFTSIDE OF PERIPH GAP




FIGURE 144




FIGURE 145

RIGHTSIDE OF PERIPH GAP




FIGURE 146





FIGURE 147



VCCP DIODE CLAMPS

divecp_dist_clomp

divecp_dist_clomp

divecp_dist_clomp

divecp_dist_clomp

divecp_dist_clomp

divecp_dist_clomp

divecp_dist_clomp

swifmask

loavi.5

loavi.5

loavi.5

loavi.5

loavi.5

FIGURE 149

REDIESTC Driver

of the clients of t




FIGURE 151




FIGURE 152


INPUTS


ISO_	RBoPH<0:3>
EO*	RBbPH<0:3>
ENPH	RBcPH<0:3>
ENSA	RBdPH<0:3>
EPSA RBPRE*	R8*<0:7>
RAB78<0:3>	D8M*
RAB910<0:3>	
RAB_11<0:1>	:
RAB_12k	
L	


RBo*
RBo*
RBc*
RBc*
RBd*

REDPH*<0:3>

FIGURE 153







LEPSA*L DIFPSA* M355
LACILLACIL
500 Gep PSA Driver
900L prodry

FIGURE 160

LEPSA®R LEPSA® W355

LACICACTR

Gap PSA Driver

900_poodry




FIGURE 162





FIGURE 163

INPUTS

OUTPUTS

DW<4:11> PDQ<4:11> CA910°<6:3>







FIGURE 166







FIGURE 168

X8/X16 DQ Pads (DQ4 DQ5 DQ6 DQ7 DQ8 DQ9 DQ10 DQ11)

Assembly Pin-out	Schematic Pin-out	Bond Pad PDQ	DŴ	DR/DR*
ĎQ1	DQØ	Ø 1	Ø 1	Ø, 1 Ø, 1
DQ2	DQ1	2 3	2 3	2, 3 2, 3
DQ3	DQ2	4 5	4 5	4, 5 4, 5
DQ4	DQ3	6 7	6 7	6, 7 6, 7
DQ5	DQ4	8 · 9	8 9	8, 9 8, 9
DQ6	DQ5	1Ø 11	1Ø 11	1Ø, 11 1Ø, 11
DQ7	DQ6	12 13	12 13	12, 13 12, 13
DQ8	DQ7	14 15	14 15	14, 15 14, 15

INPUTS



OUTPUTS

DRn<1:3>
DRn*<1:3>
TDRn<0:3>
TDRn*<0:3>
DRIn<0>
DRIn<0>
DRIn<0>
DRIn*<0>
DOINp*<2,13,15>
DW<2,3,12:15>
PDQ<2,3,12:15>




FIGURE 171







FIGURE 172











FIGURE 1

INPUTS



OUTPUTS

TRISTATE*
DINX1*
DQINp*<0>
DW<0.1>
PDQ<0.1>

Data Read DR/DR* 0, 1, 4, 5 2, 3, 6, 7 2, 3, 6, 7 2, 3, 6, 7 8, 9, 12, 13 8, 9, 12, 13 10, 11, 14, 15	X4 Configuration	ration				X1 Configu	X1 Configuration (see next page)	xt page)	
DQØ Ø Ø, 4, 5 Ø, 1, 4, 5 P DRn<Ø 1 1 1 4, 5 PDQØ 2 2, 6, 7 2, 3, 6, 7 PDQØ PDRn <i>I 3 3 3 2, 3, 6, 7 PDQØ 12 12 8, 9, 12, 13 PDQØ 13 13, 8, 9 8, 9, 12, 13 PDQØ 15 16, 11, 14, 15 PDQØ</i>	Assembly Pin-out	Schematic Pin-out	Bond Pad PDQ	Data Write DW	Data Read DR/DR*	DR/DR		Bond Pad	Assembly Pin-out
DQ1 2 2, 6, 7 2, 3, 6, 7	100	ВОО	0	0, 4, 5	0, 1, 4, 5	DRn<	<0		
DQ1 2 2, 6, 7 2, 3, 6, 7 P DRn<1> 3 3 3 2, 3, 6, 7 P DRn<1> 002 12 12 8, 9, 12, 13 P DRn<2> 003 14 14 16, 11, 14, 15 P DRn<1>		2	-	_	0.1.4.5			PDOB	
DO2 12 12 8, 9, 12, 13	000	5	2 .	2, 6, 7	2, 3, 6, 7				•
DQ2 12 12 8, 9, 12, 13 B DRn<2> 13 13, 8, 9 8, 9, 12, 13 B DRn<2> 14 14 14 15 B DRn<3> 15 16, 10, 11 14, 15 B DRn<3>	042	3	3	3	2. 3. 6. 7	, ; ;	 		
DQ3 15, 16, 11 16, 15 B DRA<2>	100	200	12	12	8, 9, 12, 13				
DO3 14 14 16 11, 14, 15 15 15 15 16, 11 14, 15	043	700	13	13, 8, 9	8. 9. 12. 13		2>		
15 15, 10, 11 10, 11, 14, 15	004	200	14	14	10, 11, 14, 15			•	
	100	2	15	15, 10, 11	10. 11. 14. 15	A DBy			

FIGURE 178

DQ Compression

DR/DW	PDQ	X8 DQ	X16 DQ
0.1,4,5	1,0	0	0
2,3,6,7	2,3	-	7
8,9,12,13	12,13	9	13
0,11,14,15	14,15	7	15

FIGURE 179

Deta input Buffer d 14buff_din	100	10	DINL*	FIGURE 180
DATA IN (X1)	PCOL	OPTX1		F16







FIGURE 181










FIGURE 186





FIGURE 187






FIGURE 191







FIGURE 192











FIGURE 196








FIGURE 198

FIGURE 199








FIGURE 203

CONFIG	ROW AI	DDRESS	COLUMN	ADDRESS
	8K refresh	4K refresh	8K refresh	4K refresh
4MX16	AØ - A12	AØ - A11	AØ - A8	AØ - A9
8MX8	AØ - A12	AØ - A11	AØ - A9	AØ - A1Ø
16MX4	AØ - A12		AØ - A1Ø	AØ - A11
64MX1	AØ - A12	_	AØ - A12	

FIGURE 204

Test M	Test Mode Address Compression (ref to X1)						
The fo	The following column addresses are ignored						
16X	A12, A11, A10, A9						
32X	A12, A11, A10, A9, A8 (default customer testmode)						
64X	A12, A11, A10, A9, A8, A7						
128X	A12, A11, A10, A9, A8, A7, plus row address A12						

DQ Configuration

(X16)	(X8)	(X4)	(X16)	(X8)	(X4)	(X1)
DQ5	DQ2 (DQØ	DQ4	DQ2	DQØ])CA1112<Ø>
DQ7	DQ3	DQ1	DQ6	DQ3	DQ1	CA1112<1>
DQ13	DQ6	DQ2	DQ12	DQ6	DQ2])CA1112<2>
DQ15	DQ7	DQ3	DQ14	DQ7	DQ3])CA1112<3>
						
	CA910<2	>		CA910<3	>	.
DQ10	CA910<2 DQ5	> DQ3	DQ11	CA91Ø<3: DQ5	DQ3	CA1112<3>
			<u> </u>			CA1112<3>
DQ1Ø	DQ5	DQ3	DQ11	DQ5	DQ3	┤ {
DQ1Ø	DQ5	DQ3	DQ11	DQ5	DQ2	CA1112<2>

FIGURE 206

X8 Configuation

Assembly Pin-out	Schematic Pin-out	Bond Pud . PDQ	DW	DR/DR*
DQ1	DQØ	Ø 1.	Ø	Ø, 1 Ø, 1
DQ2	DQ1	2 3	2 3	2, 3 2, 3
DQ3	DQ2	4 5	4 5	4, 5 4, 5
DQ4	DQ3	6 7	6 7	6, 7 6, 7
DQ5	DQ4	8 9	8 9	8, 9 8, 9
DQ6	DQ5	1Ø 11	1Ø 11	1Ø, 11 1Ø, 11
DQ7	DQ6	12 13	12 13	12, 13 12, 13
DOB	DQ7	14 15	14 15	14, 15 14, 15

(DOOT) Bond Pad Assembly PDQ Pin-out PDO0 X1 Configuration <0>>USu<0>◆ ◆ DRn<1> → DRn<2> → DRn<3> DR/DR. 10, 11, 14, 15 10, 11, 14, 15 8, 9, 12, 13 8, 9, 12, 13 Data Read DR/DR• 9, 1, 4, 5 0, 1, 4, 5 2, 3, 6, 7 Data Write DW 15, 10, 11 13, 8, 9 0, 4, 5 2, 6, 7 Bond Pad PDQ 4 5 2 0 Schematic Pin-out X4 Configuration DOØ 001 **D**02 003 Assembly Pin-out 004. <u>1</u>00 003 002

FIGURE 208

DQ Compression

	X8	X8 Config	X16	X16 Config
DR/DW	PDQ	Assembly DQ	PDQ	Assembly DQ
0,1,4,5	1,0	-	8	-
2,3,6,7	2,3	2	7	М
8,9,12,13	12,13	7	13	4
10,11,14,15	14,15	8	15	16

FIGURE 209

Address Compression

	L. 2001		
CONFIG	ROW ADDRESS	COLUMN ADDRESS	$\overline{}$
	8K ref 4K ref	8K ref 4K ref	_
4MX16	- A12 AØ	- A8	_
8MX8	- A12 A0	- A9	
16MX4	AB - A12 AB - A11	1	
64MX1	- A12		_
			_

FIGURE 210

est Mode Address Compression (ref to re following column addresses are ign XX	Test Mode Address Compression (ref to X1) The following column addresses are ignored		_	_	
Test Mc The foll 16X 32X 64X 128X	Test Mc The foll	16X	32X	64X	128X

Cancel Row Fusebank






FIGURE 213

Locate Usable Electrical Fusebank and Determine Need for Cancel



Cancel Row Fusebank



Program Row Fusebank




FIGURE 214

Determine Need for Cancel





FIGURE 215

Program Column Fusebank



Cancel Column Fusebank






FIGURE 217





		,		R771	0 00	0 10	02 0	030	02 1	1 50	1 00	1 10			
	RA8=1	0		R770	1 10	1 00	03 1	02 1	030	020	0 10	0 00	_		
	8	§.	RA.	_	0	R769	1 10	1 00	03 1	02 1	030	0 70	0 10	0 00	
TWIST		0	0	R768	0 00	0 10	0 20	030	02 1	03.1	1 00	1 10			
	RA8=0	<i>8= 8</i>	B=8	1	- 1	R515	1 10	0 00	03 1	0 20	030	1 20	0 10	1 00	
				0	-	R514	1 00	0 10	02 1	03 0	0 20	1 50	0 00	1 10	_
		_	0	R513	1 00	0 10	02 1	030	0 20	03 1	0 00	1 10	_		
		0	0	R512	1 10	0 00	03 1	0 70	030	02 1	0 10	1 00			
		RAB	RA 1			042=0	!			CA2=1			_		

FIGURE 22D







FIGURE 221









	SAB0										
OP	ERATION	TYPE		SELE	CTION	CONT	ROL				
				Input			Output				
Primary Row to Fire ?	Redundant Row In SAB0 7	Primary Address in SAB0 ?	Primary Address Lines	One of REDPHO- REDPH3	RBO	EBLK	LENPH	RED			
		yes	1	1	1	1	1	0			
yes	***	no	0	1	1	0	0	0			
		увз	1	0	0	1	1	1			
	yes	ino	0	0	0	1	1	1			
no		yes	1	0	1	0	0	0			
	no	no	0	0 or 1*	. 1	0	0	, 0			


^{*}Depending on whether redundant row in another SAB is to fire




0

FIGURE 227







Anti-fuse not blown, Address=Ø Anti-fuse blown, Address=1

Row Antifuse Selection Within Each Bank

Fu	se S	elect	tion	Add	ress	Repair Address=1
	A4	<u>A3</u>	A2	A1		
	Ø Ø	Ø	Ø	Ø 1		A1 A2
	Ø	Ø	1 1	Ø 1		A3 A4
	Ø	1 1	Ø	Ø 1.		A5 A6
	Ø Ø	1 1	1	Ø 1		A7 A8
	1 1	Ø	Ø	Ø 1	•	A9 A1Ø
	1	Ø	1	Ø 1		AØ A11
	1	1 1	Ø	Ø 1		Enable Bank —
	1	1	1	Ø 1		

Row Fusebank Enable Selection

Row F Fusebank	useb A	ank 10AS	Sel 8A	ecti A7	on A6	Add A5	ress
RØ R1 R2 R3 R4 R5 R6 R7			Ø Ø Ø Ø Ø Ø	Ø Ø Ø 1 1	Ø 0 1 1 Ø 0 1	Ø 1 Ø 1 Ø 1	
R8 R9 R10 R11 R12 R13 R14 R15		•	Ø 1 1 1 1 1 1 1 1	Ø Ø Ø 1 1 1 1	0 0 1 1 0 0 1	1 Ø 1 Ø 1 Ø 1	
LEFT RIGHT	Ø Ø	Ø 1					

Column Antifuse Selection Within Each Bank


Fuse Se	ectio	n Address	Repair Address=1					
A1	ΑØ	A6						
Ø	Ø	1 Ø	A2 A3					
Ø	1 1.	1 Ø	A4 A5					
1 1	Ø	1 Ø	A6 A7					
1	1	Ø 1	A8 BANK ENABLE					

Column Fusebank Enable Selection


- 1						
	Column Fusebank	Fusebank A10.		lection A8	Ad A7	
	CØ	Ø	Ø	Ø	Ø	
	C 1	Ø	Ø	Ø	1	
	C2	Ø	Ø	1	Ø	
	C3	Ø	Ø	1	1	
	C4	Ø	1	Ø	Ø	
Ì	C5	Ø	1	Ø	1	
	C6	Ø	1	1	Ø	j
	C7 .	Ø	1	1	1	
	C8	1	Ø	Ø	Ø	
	C9	1	Ø	Ø.	1	
	C 1Ø .	1	Ø	1	Ø	
	C11	1•	Ø	1	1	1
	C12	1	1 -	Ø	Ø	
	C13	1	1	Ø	1	
	C14	1	1	1	Ø	
	C15	1	1	1	1	r.

FIGURE 235

FIGURE 236



, ;. ₩ ₩, 2 ₩, 2



. . .

. } -

FIGURE 238






FIGURE 240








FIGURE 243






FIGURE 244








FIGURE 247

1500 1

FIGURE 248